Sram emulator

Abstract From the Canadian patent

Generally, the present invention provides memory controller for providing a synchronous, SRAM interface to an embedded SDRAM. To achieve maximum performance SDRAM timing, row circuitry is emulated in the controller to produce SDRAM control signals. Control signal timing is optimized for read and write operations and can be flexibly, adjusted using control registers. Since the timing of DRAM control signals is based on the, embedded DRAM timing emulation all margins can be minimized and the , performance of the memory can be maximized. The SRAM interface can operate in a wide range of clock, frequencies, which are not restricted to ratios of multiples of the embedded DRAM clock, …