Bi-directional data bus scheme with optimized read and write characteristics

Abstract From the Canadian patent

A bi-directional global data bus scheme for use in a random access memory which optimizes the performance of the data path for read and write operations while offering a uniform read and write frequency to the external processor or controller is presented. The system makes use of a dual local data bus structure which allows the column address to change on every clock cycle since the two parallel local data paths are activated on alternate clock cycles and therefore operate at half the nominal operating frequency. For the read operation the global data buses operate differentially at the nominal operating frequency. For the write operation the global data buses operate at half the nominal …