Central processor unit for digital data processing system including write buffer management mechanism

Abstract From the Canadian patent

A processor for use in a digital data processing system including a main memory and a write buffer for buffering write data and associated addresses from the processor for storage in the storage locations identified by the associated addresses in the main memory. In response to selection occurances, such as a context switch which cannot, be detected outside of the processor the processor asserts, a signal which enables the write buffer to transfer all of its contents to the main memory. The write buffer in turn, disables the processor while it is transferring data to the main memory.