High-speed dynamic cmos circuit

Abstract From the Canadian patent

Programmable logic array, multiplexer and memory array circuits utilizing the dynamic CMOS logic of the invention are capable of operating at speeds approximating twice that of similar circuits utilizing conventional dynamic CMOS logic. The circuit of the invention has an AND plane defined by a series of input columns and a series of rows, and has an OR plane defined by the series of rows and one or more output columns. Transistors are connected selectively between the input columns and the rows and, between the output columns and the rows. During one state of an external clock input to the circuit each of a series of inputs are placed on a respective one of the input columns each of the, …