Patent Yard Sign in
Expired Canadian patentCanada

Double-buffered time division switching system

CA 1292334 C · Owner: Kobayashi, Tsuneo · Inventors: Kobayashi, Tsuneo

CIPO record

Overview

Drawings and full text

Its claims, description and drawings are in the Canadian Patents Database.

Open the CIPO record

Abstract From the Canadian patent

There is described an improved double-buffered time division switching system comprising first and second kbit x N-multiplex memory switches, into whose N time slots per frame are sequantially inputted time division multiplexed data and either of which is placed in a write state. A control memory is provided for storing the read sequence of data in the first and second memory switches. First and second multi-element information memories store multi-element information which indicates corresponding, to a plurality of input time slots constituting a series of data in the frame, that these time slots are multielement data. A first controller checks the first multielement information memory in …

Read the whole patent

Listed from its CIPO record in Patent Yard's archive of Canadian patents past their term. Its claims, description and drawings are in the CIPO record and on Google Patents, and the Claude kit works from them.

Why it's free to use

  • Granted November 19, 1991. A Canadian patent filed before October 1, 1989 lasted 17 years from grant, so its term ended November 19, 2008.
  • We check Canadian rights only. A patent in its family in another country could still be in force: check its family on Google Patents.
FiledApril 28, 1988
GrantedNovember 19, 1991
Term endedNovember 19, 2008
Patent numberCA 1292334 C
Classification (IPC)H04Q11/04 +1 more

Timeline

Timeline From CIPO dates

1989199119931995199719992001200320052007Application filedApril 28, 1988Patent grantedNov 19, 1991Term endedNov 19, 2008

Sources & verification

Everything on this page comes from the CIPO record linked above. Contains information licensed under the Open Government Licence – Canada.