Fabrication of interlayer conductive paths in integrated circuits

Abstract From the Canadian patent

A method of producing interlayer conductive paths having substantially planar top surfaces in a multilayer integrated circuit structure comprising, the steps of forming elements of either a conductive or semiconductive material as a lower layer depositing an insulative layer on top of the lower layer elements, implanting ions into one or more selected regions of the insulative layer forming at, least one upper conductor over the selected regions and sintering the integrated circuit structure sufficient to render the selected regions conductive. The invention also embraces an integrated circuit structures with interlayer conductive paths made in accordance with this method.