Patent Yard Sign in
Expired Canadian patentCanada

Ttl/cmos compatible input buffer

CA 1267196 C · Owner: Hsieh, Hung-Cheng · Inventors: Hsieh, Hung-Cheng

CIPO record

Overview

Drawings and full text

Its claims, description and drawings are in the Canadian Patents Database.

Open the CIPO record

Abstract From the Canadian patent

Hung-Cheng Hsieh ABSTRACT, A TTL/CMOS compatible input buffer includes an input inverter and a reference voltage generator. In the TTL mode, the reference voltage generator supplies a reference voltage to the source of the P-channel transistor in the inverter having a magnitude which forces the trigger point of the input inverter to assume a preselected value. Typically the preselected value is selected to be 1.4 volts in order to maximize the input noise margins. A second stage input inverter introduces hysterisis to improve the noise immunity of the system The reference voltage generator includes an operational amplifier connected to a voltage divider network. In the CMOS mode the …

Read the whole patent

Listed from its CIPO record in Patent Yard's archive of Canadian patents past their term. Its claims, description and drawings are in the CIPO record and on Google Patents, and the Claude kit works from them.

Why it's free to use

  • Granted March 27, 1990. A Canadian patent filed before October 1, 1989 lasted 17 years from grant, so its term ended March 27, 2007.
  • We check Canadian rights only. A patent in its family in another country could still be in force: check its family on Google Patents.
FiledSeptember 18, 1986
GrantedMarch 27, 1990
Term endedMarch 27, 2007
Patent numberCA 1267196 C
Classification (IPC)H03K19/09 +2 more

Timeline

Timeline From CIPO dates

1987199019931996199920022005Application filedSep 18, 1986Patent grantedMarch 27, 1990Term endedMarch 27, 2007

Sources & verification

Everything on this page comes from the CIPO record linked above. Contains information licensed under the Open Government Licence – Canada.