Elastic memory with arrangement for reducing phase fluctuations in the output clock pulse

Abstract From the Canadian patent

An arrangement for reducing phase fluctuations in the output or reading clock pulse of elastic memories which are produced during the absence and return of the external input clock pulse. According to the invention the writing and reading clock pulses are replaced immediately upon the absence of the external input clock pulse by a clock pulse generated at the desired frequency fo so that the minimum distance between the written-in memory cell and the read-out memory cell remains in effect even for the time of the operating malfunction and no additional regulating processes are required when the external input clock pulse reappears.